

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION. @2018 ALL RIGHT RESERVED.

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.

COVINI

2018.12.27

21-OCT-2002		
DATE	CHANGE NO.	REV

DESIGN/DRAWER			XXX	DATE			21-OCT-2002
CHECK				MODEL/PROJECT/FUNCTION			MAIN BOARD
APPROVAL				DOC NUMBER			1310xxxxx-0-0
FILE NAME			60xxxxxxxxxx	PCB VER			XXX
PCB PIN				SHEET			1 of 139

INVENTEC

SMALL BOARD1&2

120.TUBRO_BOARD/HALL_SENSOR_BOARD

SMALL BOARD3

121.USB3.1 PORT1
122.USB3.1 PORT2
123.SYSTEM LED
124.LAN
125.RJ45/ESD/TRANSFORMER
126.SPK/JACK
127.USB LAN AUDIO CNTR

FOR 17 SMALL BOARD1&2

129.KB_BL
130.KB


01.PROJECT NAME	36.CANNON LAKE_PCH_H (SPI, GPP)
02.TABLE OF THE CONTENT	37.CANNON LAKE_PCH_H (DMI, USB2)
03.BLOCK DIAGRAM	38.CANNON LAKE_PCH_H (CLINK, FAN, PCIE/SATA,HOST)
04.TABLE OF SMBUS,I2C	39.CANNON LAKE_PCH_H (AUDIO, SMBUS, JTAG)
05.POWER BLOCK DIAGRAM	40.CANNON LAKE_PCH_H (LPC/ESPI, USB3, SATA)
06.GPU POWER BLOCK DIAGRAM	41.CANNON LAKE_PCH_H (CORE, VCCGPIO, MPHY)
07.DC IN	42.CANNON LAKE_PCH_H (RTC)
08.CHARGER(BQ24780S)	43.CANNON LAKE_PCH_H (GND)
09.SCP/BATT	44.CANNON LAKE_PCH_H (GPP)
10.SYSTEM POWER(P5V0DS)	45.CANNON LAKE_PCH_H (GPP, CLKOUT)
11.SYSTEM POWER(P5V0)	46.CANNON LAKE_PCH_H (GPP)
12.SYSTEM POWER(P3V3DS)	47.SYSTEM MEMORY(DIMM0)
13.SYSTEM POWER(VDDQ)	48.SYSTEM MEMORY(DIMM1)
14.SYSTEM POWER(P1V8DS)	49.THERMAL
15.SYSTEM POWER(P2V5)	50.ROM
16.SYSTEM POWER(P1V05A)	51.EC_ITE8987E
17.SYSTEM POWER(PVCCIO)	52.KB_CNTR
18.VCORE>&SA CONTROLLER_NCP81215	53.TP_CNTR
19.PVCORE	54.AUDIO CODEC ALC255
20.PVCCGT	55.AUDIO LINE
21.PVCCSA	56.STAT HDD CNTR
22.POWER LOAD SW	57.M.2 FOR WLAN
23.ENABLE PIN	58.M.2 FOR SSD1
24.FAN	59.M.2 FOR SSD2
25.PCB SCREW	60.TYPE-C CNTR
26.COFFEE LAKE_H_1 (PEG, HDMI)	61.USB_CHARGER
27.COFFEE LAKE_H_2 (DDI, EDP)	62.EDP_CNTR
28.COFFEE LAKE_H_3 (DDR-1)	63.TPM
29.COFFEE LKAE_H_4 (DDR-2)	64.USB LAN AUDIO CNTR
30.COFFEE LAKE_H_5 (CFG)	65.PCIE REPEATER
31.COFFEE LAKE_H_6 (POWER-1)	66.SEQUENCING
32.COFFEE LAKE_H_7 (POWER-2)	67.SEQUENCING
33.COFFEE LAKE_H_8 (DECOUPLING)	
34.COFFEE LAKE_H_9 (GT DECOUPLING)	
35.COFFEE LAKE_H_10 (GND)	

GPU PAGE 71-116 FROM PAGE 72

COM PAGE 72

CHANGE by	XXX	DATE	21-OCT-2002
PROJECT	XXXXXXXXXX	DESCRIPTION	

INVENTEC			
TITLE			
MODEL PROJECT, FUNCTION TABLE OF THE CONTENT			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXXX-0-0	X01
		SHEET	
		of	130



INVENTEC

TITLE
MODEL PROJECT, FUNCTION
Block Diagram


DOC NUMBER
1310xxxxx-0-0

REV
X01

CHANGE by
PCB P/N XXX
60xxxxxxxxxx

DATE
PCB VER 21-OCT-2002
XXX

SHEET 3 of 139





INVENTEC

TITLE			
MODEL PROJECT,FUNCTION			
TABLE OF I2C			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 4 of 130			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

POWER BLOCK

IN/EN OUT IN/EN OUT




INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX
SIZE	A3	CODE	CS
SHEET	5	of	130


TITLE	MODEL, PROJECT, FUNCTION
DOC NUMBER	1310xxxxx-0-0
REV	X01

GPU POWER BLOCK

IN/EN OUT



INVENTEC




INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX



SHEET 7 of 130



TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 8 of 130			

BATT



INVENTEC

TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0
------------	------------	-----------------------------

REV
X01


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX


SHEET 9 of 130





State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF






INVENTEC

TITLE
MODEL PROJECT,FUNCTION
P1V8DS

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 14 of 130







CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX



SHEET 17 of 130




F
E
D
C
B
A



07e3020d0714280027008b53c1a0031c1




07e3020d0714280027008b53c1a0031c1




07e3020d0714280027008b53c1a0031c1

INVENTEC			
MODEL,PROJECT,FUNCTION			
PVCORE			
SIZE	CODE	DOC NUMBER	REV
C	S	1310XXXX-0-0	X01
SHEET 19 of 139			




INVENTEC			
TITLE			
MODEL PROJECT,FUNCTION			
DOC NUMBER			
1310xxxxx-0-0			
REV			
X01			
SIZE	CODE	SHEET	
A3	CS	20 of 130	


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



REFERENCE 4300~4349(FAN)
REFERENCE 4411~4449(THERMAL)



FAN1 CN CPU



FAN2 CN CPU

INVENTEC

TITLE
MODEL PROJECT FUNCTION
FAN & THERMAL

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

CHANGE by	DATE
XXX	21-OCT-2002

PCB P/N	PCB VER
60xxxxxxxxxx	XXX

SHEET 24 of 130

8 7 6 5 4 3 2 1

REFERENCE 0~49(PCB SCREW)

D

D

C

C

B

B

A

A

- 1

FIX1

FIX_MASK
- 1

FIX2

FIX_MASK
- 1

FIX3

FIX_MASK
- 1

FIX4

FIX_MASK
- 1

FIX5

FIX_MASK
- 1

FIX6



FIX_MASK
- 1

FIX7


FIX_MASK
- 1

FIX8

FIX_MASK



PCB




INVENTEC

TITLE
MODEL PROJECT FUNCTION
XDP. & ME CONN.

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 25 of 130			

8 7 6 5 4 3 2 1



INVENTEC

TITLE

MODEL,PROJECT,FUNCTION
SKYLAKEL H-PEG,HDMI

SIZE
A3

CODE
CS

DOC NUMBER
1310xxxxx-0-0

REV
X01

CHANGE by
PCB P/N

XXX
60xxxxxxxxxxx

DATE
PCB VER

21-OCT-2002
XXX

SHEET
26 of 139

D

C

B


A

D

C

B

A



EDP

INVENTEC

TITLE
MODEL PROJECT FUNCTION
SKYLAKE2_H-DD1EDP

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET			27 of 139

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

D

C

B


A

D

C

B

A




INTEL_J43242_BGA_1440P
















H82 CPU




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION SKYLAKES9_H-GT DECOUPLING			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	R X
SHEET 34 of 130			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX






INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
	DCM, EDC, CDD

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	R X
------------	------------	-----------------------------	--------



INVENTEC

TITLE
MODEL PROJECT FUNCTION
PCH-DM1,USB2,USB3

SIZE CODE
A3 CS
DOC NUMBER
1310xxxxx-0-0
REV
X01

CHANGE by
PCB P/N
XXX
60xxxxxxxxxx


DATE
PCB VER
21-OCT-2002
XXX

SHEET
37 of 130











42 39 OUT SRTC_RST# 42 51 IN

42 39 OUT RTC_RST# 42 51 IN

Q300


100K 5%_2

2N7002KDW

R7032 100K 5%_2

4/27 MODIFY

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX



INVENTEC

TITLE MODEL PROJECT,FUNCTION

PCB GND

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01





SHEET 43 of 139

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX



	GPP_A23	GPP_A22	GPP_A21	GPP_A20
A build0	0	0	0	0
A build1	0	0	0	1
B build0	0	1	0	0
B build1	0	1	0	1
B build2	0	1	1	0
	0	1	1	1
C build0	1	0	0	0
	1	0	0	1
D build	1	0	1	0
	1	0	1	1
Pre-MP	1	1	0	0
MP	1	1	0	0

- SSC = Spread Spectrum Clocking
- The SRCCLKREQ#[15:0] signals can be configured to map to any of the PCH-H PCI Express* Root Ports
- SRCCLKREQ#[15:0] to CLKOUT_PCIE_P/N[15:0] Mapping Requirements
 - SRCCLKREQ#[7:0] signals can be mapped to any of the CLKOUT_PCIE_P/N[7:0] differential clock pairs
 - SRCCLKREQ#[15:8] signals can be mapped to any of the CLKOUT_PCIE_P/N[15:8] differential clock pairs






CNVI RGI_DT PIN GETS THE PULL-DOWN RESISTOR (1K OHM) FROM THE INTERNAL CRF MODULE

57 46 CNV_UART_TXD


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX





REFERENCE NUMBER:4450~4499

THERM SENSOR





INVENTEC



TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		49 of 130	


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



THERMAL SENSOR
HDMI
DP




Ver.05_20120824






				SIZE	CODE	DOC NUMBER
CHANGE BY	XXXX	DATE	21-OCT-2002	A3	C5	1310XXXXX-0-0

REFERENCE 200~249(POWER CONN)
REFERENCE 250~299(KB/TP CONN)



	14*
1	NC
2	NC
3	C08
4	C07
5	C06
6	C05
7	C04
8	C03
9	C02
10	C01
11	R16
12	R15
13	R14
14	R13
15	R12
16	R11
17	R10
18	R09
19	R08
20	R07
21	R06
22	R05
23	R04
24	R03
25	R02
26	R01
27	R18
28	R17



VCC : 4.5V
LED VF : 2.9~3.5V

	Min(LED VF : 3.5V)	Max(LED VF : 2.9V)
Power consumption	228.71mA	320.2mA

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 52 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

D

C


2

A



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 53 of 130			






INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		55 of 139	

CHANGE by PCB P/N	XXX 60xxxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	----------------------	-----------------	--------------------



D

C

B

A


D

C

B

A


M.2 FOR SSD



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 58 of 130			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	XXX

NGFF SSD2(PCIE/SATA 2X)



M.2 CARD USES; SATA SIGNALING (LOW) OR PCIE SIGNALING (HIGH)


REFERENCE NUMBER:1950~1999

INVENTEC


TITLE			
MODEL PROJECT FUNCTION			
SATA HDD CONN.			
SIZE A3	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01
SHEET 59 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	62	of	130		

**INVENTEC**TITLE
MODEL,PROJECT,FUNCTION
Block DiagramSIZE A3
CODE CS
DOC NUMBER
1310xxxxx-0-0
REV
X01CHANGE by
PCB P/N
XXX
60xxxxxxxxxx
DATE
PCB VER
21-OCT-2002
XXX

SHEET 63 of 130




INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 64 of 130			

CHANGE by PCB P/N	DATE PCB VER	21-OCT-2002 XXX
----------------------	-----------------	--------------------

PCIE REPEATER



INVENTEC


TITLE
MODEL, PROJECT, FUNCTION
Block DiagramSIZE
A3
CODE
CS
DOC NUMBER
1310xxxxx-0-0
REV
X01
SHEET
65 of 130CHANGE by
PCB P/N
XXX
60xxxxxxxxxxx
DATE
PCB VER
21-OCT-2002
XXX

D

C

B

A

**INVENTEC**TITLE
MODEL PROJECT FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		66 of 139	

CHANGE by	DATE
XXX	21-OCT-2002
PCB P/N	PCB VER
60xxxxxxxxxx	XXX



8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5									

<h1>INVENTEC</h1>			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxxx-0-0	REV X01
SHEET 69 of 130			

INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET		70 of 130	

8	7	6	5	4	3	2	1
D							
C							
B							
A							
N18E-G0 N18E-G1 N18E-G2 MAX-Q 8GB DDR5 256M X 16 X 2 X6							
8	7	6	5	4	3	2	1

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 71 of 130			

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------

PCA CODE NAME : N18E-G0/G1/G2 MAX-Q

G0 : 6019B1850001

G1 : 6019B1849201

G2 MAXQ:6019B1849301

PCB VERSION : X01

BOARD SIZE:

SCH P/N:

PCB P/N:

PCA P/N:

BOM ATTRIBUTE TRUTH TABLE

I: INSTALL

NI: NON-INSTALL

DY: NON-INSTALL

MP: PRODUCTION

PROTO: PRE-PRODUCTION

CRITICAL: CRITICAL PART

PVCORE_DGPU = NVVDD

P1V35 S_DGPU= FBVDD

P1V0S_DGPU = PEX_VDD

SAMSUNG K4Z80325BC-HC14
6019B1847601MICRON MT61K256M32JE-14:A
6019B1847701

SHEET	CONTENT	SHEET	CONTENT
71	TITLE	101	GPU 1V8_AON DECOUPLING
72	INDEX	102	GPU NVDD DECOUPLING
73	VGA CONNECTION WITH MAINBOARD	103	GPU FBVDD DECOUPLING
74	GPU PCI-E GEN3 X 16	104	GPU GND
75	GPU MEMORY PARTITION A	105	GPU POWER SEQUENCE
76	GPU MEMORY PARTITION B	106	GPU POWER DISCHARGE
77	GPU MEMORY PARTITION C	107	GPU 1V8_MAIN
78	GPU MEMORY PARTITION D	108	GPU_NVVDD/NVVDDS (MP2886A)
79	GPU MEMORY FBA PARTITION 31-0	109	PVCORE_DGPU (MP86941_1-2P)
80	GPU MEMORY FBA PARTITION 63-32	110	PVCORE_DGPU (MP86941_3-4P)
81	GPU MEMORY FBB PARTITION 31-0	111	PVCORE_DGPU (MP86941_5-6P)
82	GPU MEMORY FBB PARTITION 63-32	112	P1V35S_DGPU (RT8816A_2P)
83	GPU MEMORY FBC PARTITION 31-0	113	P1V0S_DGPU (RT8068A)
84	GPU MEMORY FBC PARTITION 63-32	114	P1V8S_DGPU (RT8068A)
85	GPU MEMORY FBD PARTITION 31-0	115	NOTES
86	GPU MEMORY FBD PARTITION 63-32	116	HISTORY
87	GPU 27 MHZ XTAL	117	
88	GPU VBIOS, STRAPS	118	
89	GPU GPIOs	119	
90	GPU IFP_AB	120	
91	GPU DP IFP_CD	121	
92	GPU DP REDRIVER PI3DPX1203ZHEX	122	
93	GPU DP CONNECTOR	123	
94	GPU HDMI IFP_EF	124	
95	GPU HDMI RETIMER IT66317	125	
96	GPU HDMI CONNECTOR	126	
97	GPU NVHS	127	
98	OVR-M	128	
99	GPU NVDD	129	
100	GPU FBVDD	130	

INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	DOC NUMBER	1310xxxxx-0-0	REV	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	72	of	130				

D

C

B

A


D

C

B

A

CONNECTION TO MAINBOARD



105 93 91 44 IN DGPU_PWR_EN OUT

GPU PWR ENABLE COME FROM PCH/EC
MAKE SURE 10K P3V3S PULL UP

74 36 IN PCH_PLTRST#_BUF OUT

PCH PLATFORM RESET#
MAKE SURE 100K PULL TO GND

74 44 IN IRMT_HOLD_RST# OUT

PCH HOLD RESET#
MAKE SURE 100K PULL TO GND
TO PCH

89 44 IN GPU_EVENT_PCH# OUT

PCH INFORM GPU WILL EXIT GC6 MODS

89 51 IN DGPU_PWRLEVEL OUT

15.3.2 PWR_LEVEL* (GP[012])

The **PWR_LEVEL** input signal triggers an immediate GPU hardware slow-down, followed by the driver capping the GPU power state to the appropriate limit. There are two events that can trigger this signal assertion: AC to battery power transition or total system power overdraw event.

74 45 OUT PEX_CLKREQ# IN

PCIE CLK REQUESTD#

105 51 OUT ALL_POWER_GOOD IN

GPU ALL S RAIL GOOD
MAKE SURE 10K P3V3S PULL UP

93 44 OUT DP_MA_HPD# IN

DP HPD TO MAINBOARD
MAKE SURE 10K P3V3S PULL UP95 92 73 50 49 BI SMB0_DATA_D BI
95 92 73 50 49 BI SMB0_CLK_D BIDP REDRIVER I2C CONNECT TO MOBARD
MAINBOARD NEED TO PULL UP

95 44 OUT HDMI_MB_HPD# IN

HDMI HPD TO MB

95 92 73 50 49 BI SMB0_DATA_D BI
95 92 73 50 49 BI SMB0_CLK_D BIHDMI RETIMER I2C TO MB
MAINBOARD NEED TO PULL UP

89 51 OUT GPU_OVERT_EC# IN

3.3V LEVEL
OVER TEMPERATURE TO PCH OR EC

105 89 44 OUT GC6_FB_EN_PCH IN

3.3V LEVEL
GC6 ENABLE SIGNAL TO PCH OR EC89 51 BI EC_SMBDATA0 BI
89 51 BI EC_SMBCLK0 BIGPU I2C, COMMUNICATED WITH EC
THIS SIGNAL REQUIRE AN EXTERNAL PULL UP

INVENTEC


TITLE
MODEL,PROJECT,FUNCTION
Block DiagramSIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01
SHEET 73 of 130CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

Roll (GPU Roll) Name	Balls	Voltage	Filtering under GPU	Filtering Non GPU
PEX_HYD0, PEX_PLL_HYD0	12	1.8V	12 x 0.47uF (ZD01W X65) 3 x 4.7uF (M603)	3 x 10uF (R005 X65) 2 x 22uF (R005 X65)
			Alternate solution: 6 x 1.0uF (ZD01W X65) 3 x 4.7uF (M603)	
PEX_DVDD, PEX_CVDD	8	1.0V	16 x 0.47uF (ZD01W X65) 3 x 4.7uF (M603)	3 x 10uF (R005 X65) 2 x 22uF (R005 X65)
			Alternate solution: 8 x 1.0uF (ZD01W X65) 3 x 4.7uF (M603)	

55700 - 55799
50000 - 50099

GPU FRAME BUFFER A

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
FBA_PLL_AVDD	1	1.8V	4 x 0.47uF (0201W X6S)	1 x 30Q bead (0603 max ESR 10 mΩ)
FBB_PLL_AVDD	1			1 x 22uF (0805)
FBC_PLL_AVDD	1		Alternate solution: 4 x 1.0uF (0201W X6S)	2 x 4.7uF (0402 X6S)
FBD_PLL_AVDD	1			
FB_REFPLL_AVDD0	1	1.8V	2 x 0.47uF (0201W X6S)	
FB_REFPLL_AVDD1	1		Alternate solution: 2 x 1.0uF (0201W X6S)	



F



D



A

1

1


1

1

1

1

GPU FRAME BUFFER C



NVIDIA_N18E_G1_KD_QS_A1_BGA_222BP


50300 - 50399

INVENTEC


MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	201
SHEET	77	of 138	



CHANGES	DATE	PCB VER
1	21-OCT-2002	1.0
2		

US0000













50700 - 50799




1





Each of the GPU's 32-bit channels provides a single reset signal (see Figure 8.5). This is connected to one DRAM component in the x16 standard mode. This signal requires one 10k Ω pull-down resistor in the x16 standard mode. The placement of this pull-down resistor should be at the end of this trace.

Figure 8.5 Reset Signals Connections





27 MHZ XTAL


$$CL=2*10-(5+3)=12$$

Where:

- C_{Load} is the crystal load capacitance (from data sheet of XTAL used)
- C_{stray} is 3pF (Stray capacitance of XTAL pads and any significant trace routing)
- C_{pin} is pin capacitance (5 pF)

Typical CL_{trim} = 28 pF when crystal load = 18 pF, stray Capacitance = 3 pF, and XTAL pins capacitance = 5 pF

IFPAB_PLLVDD	1	1.8V	3 x 0.47uF (0201W X65)	1 x 30Ω bead (0603 max ESR 10mΩ)
IFPCD_PLLVDD	1		Alternate solution: 3 x 1.0uF (0201W X65)	1 x 22uF (0805)
IFPEF_PLLVDD	1		Alternate solution: 3 x 1.0uF (0201W X65)	1 x 4.7uF (0402)
GPCPLL_AVDDx	3		3 x 0.47uF (0201W X65)	
XSN_PLLVDD	3		Alternate solution: 3 x 1.0uF (0201W X65)	
SP_PLLVDD	1		1 x 0.47uF (0201W X65)	
VID_PLLVDD	1		Alternate solution: 1 x 1.0uF (0201W X65)	
			Alternate solution: 1 x 1.0uF (0201W X65)	



51300 - 51399

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 87 of 130			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

GPU VBIOS, EXTERNAL STRAPS

Table 12.4 FS_OVERT* Strap Enablement

Strap Pins see Note 1			FS_OVERT* Function
ROM_SO see Note 2	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT* function ENABLED
L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)
all other configurations			(Invalid; do not configure)

Note 1: Configurations other than the two listed in Table 12.4 must be avoided, as otherwise damage to strap inputs may result.

Note 2: The ROM_SO pin should be pulled low using a 10 kΩ resistor instead of a 100 kΩ resistor.




Table 12.5 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins see Note	Functions Selected by This Strapping				
STRAP5 STRAP4 STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
L L L	0	0	0	0	0
L L H	0	0	1	0	1
L H L	0	0	1	1	1
L H H	0	1	0	0	0
H L L	0	1	0	1	1
H L H	0	1	1	1	1
H H L	1	0	0	0	0
H H H	1	0	1	0	1

Table 12.5 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins see Note	Functions Selected by This Strapping				
STRAP5 STRAP4 STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
L L L	0	0	1	1	1
L L H	1	1	0	0	0
L H L	1	1	1	0	0
L H H	1	1	1	1	1
H L L	0	1	0	0	0
H L H	0	1	0	1	1
H H L	1	0	0	0	0
H H H	1	0	1	0	1

DEFAULT IS SAMSUNG

SAMSUNG K4Z80325BC-HC14
6019B1847601
STRAP 0X0=000
SAMSUNG:R51431 STUFF
R51430 NOT STUFF

MICRON MT61K256M32JE-14:A
6019B1847701
STRAP 0X1=001
MICRON :R51430 STUFF
R51431 NOT STUFF

Table 2. N18E-G2/G1 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/V	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Data Code Alert	Qual Plan	Status
8 Gb	2Cx256Mx16	1.25V and 1.35V	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

Notes:

- For N18E-G2/G1, the maximum allowable memory case temperature is 95 °C.
- DVS is required. WGR TBD

INVENTEC

Title			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	201
SHEET	REV	DATE	REV
1	131		


CHANGE by	xxx	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	xxx



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block		Diagram	
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		90 of 130	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




51600 - 51699

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 91 of 130			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

DP REDRIVER



55800 - 55999 56000 - 56199

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 92 of 130			



TITLE		MODEL,PROJECT,FUNCTION	
		Block	Diagram
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	
SHEET		93	of 130





Figure 9.9 GPU-to-HDMI Connection Diagram





51700 - 51799

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 94 of 130			


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

HDMI 2.0 RETIMER



56400 - 56599

TO MAINBOARD



CHANGE by	DATE
XXX	21-OCT-2002
PCB P/N	PCB VER

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 95 of 130			

D

C

B


A

D

C

B

A



56600 - 56799

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 96 of 130			




CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX			SHEET	97 of 130	

Table 13. Power Monitoring with OnSemi OVR-M

GPU	Component Values				
	R954, R924	R977, R923	R950	R953, R952	C841, C836
N18E-G3	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G2	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G0, N18E-G1	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G3 MAX-Q					
N18E-G2 MAX-Q					
N18E-G1 MAX-Q					
N18E-G0 MAX-Q					



52000 - 52099



55600 - 55699

52200 - 52299

INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

DOC NUMBER

1310xxxxx-0-0




REV

X01

SHEET

100 of 130

GPU 1V8_AON DECOUPLING



1V8_AON	3	1.8V	3 x 0.47uF (0201W X65)	3 x 1uF (0402 X65) 3 x 4.7uF (0603 X65)
Alternate solution: 3 x 1.0uF (0201W X65)				

52300 - 52399

INVENTEC

TITLE MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 101 of 130			

CHANGE by PCB P/N	XXX 60xxxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	----------------------	-----------------	--------------------




Table 5.10 GB4B-256 Power Rail Filtering

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
GB4B-256 Package				
NVWDD	Varies	1.85 x 0.47uF (0201W X65)	23 x 10uF (0603 X65)	2 x 470uF (Poscap)
		4 x 22uF (0805 X65)		
		3 x 47uF (0805 X65)		
		Alternate solution:		
		93 x 1.0uF (0201W X65)		
		23 x 10uF (0603 X65)		
		4 x 22uF (0805 X65)		
		3 x 47uF (0805 X65)		

INVENTEC

MODEL,PROJECT,FUNCTION

Block Diagram

SIZE CODE DOCNUMBER REV

A3 G 1310XXXX-0-0 701

52400 - 52999

D

C

B


A

D

C


B

A




53000 - 53299


PLACE UNDER GPU



PLACE UNDER GPU



PLACE NEAR GPU



FBVDQ (GPU side)	1.25V	48 x 0.47uF (0201W X6S)	4 x 10uF (0603 X6S)
	1.35V	8 x 10uF (0603 X6S)	9 x 22uF (0603 X6S)
Alternate solution:			
24 x 1.0uF (0201W X6S) 2			
8 x 10uF (0603 X6S)			

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------




CHANGE by PCB P/N	XXX 60xxxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	----------------------	-----------------	--------------------

GND

U50000

U50000

U50000





53300 - 53499

INVENTEC


Title			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	131DXXXX-0-0	201
SHEET	004	# 130	

CHANGED XXX DATE 21-OCT-2002


PCB PIN PCB VER XXX




1V8_MAIN_EN LEVEL SHIFT




1V8_MAIN_EN




1V8_MAIN_EN AND WITH 1V8_AON




NVVDD_EN




NVVDD_PGOOD



PEX_VDD_EN




ALL POWER GOOD



FBVDD_EN

FOR GC6 2.1




55600 - 55699

53500 - 53899

INVENTEC			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXXX-0-0	701
SHEET	USE	# 138	

CHGNGR	XXX	DATE	21-OCT-2002
PCB PIN	60XXXXXXXXXX	PCB VER	XXXX

NVVDD DISCHARGE




INVENTEC

TITLE	MODEL, PROJECT, FUNCTION
Block Diagram	

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		106 of 130	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

1V8_MAIN





55300 - 55399

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		107 of 130	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX





SHEET 109 of 130

3
2
1

D

C

B



A

D

C

B

A



INVENTEC

TITLE
MODEL, PROJECT, FUNCTIONSIZE A3
CODE CS
DOC NUMBER 1310xxxxx-0-0
REV X01CHANGE by XXX
PCB P/N 60xxxxxxxxxxx
DATE 21-OCT-2002
PCB VER XXX

SHEET 110 of 130

D

C

B



A

D

C

B

A



INVENTEC

TITLE
MODEL, PROJECT, FUNCTIONSIZE A3
CODE CS
DOC NUMBER 1310xxxxx-0-0
REV X01CHANGE by XXX
PCB P/N 60xxxxxxxxxx
DATE 21-OCT-2002
PCB VER XXX

SHEET 111 of 130

D

C

B

A

D


C

B

A

VMAX=1.2V BY PWM D=100%
VMIN=0.6V PWM D=0%

VSTB=0.3V BY EXT MOS INPUT
FPWM=1.125MHZ
PWM PULSE MIN.=9.26NS
VID TRANS. TIME=90US


**INVENTEC**

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

CHANGE by	DATE
XXX	21-OCT-2002
PCB P/N	PCB VER

SHEET 112 of 139



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

Table 12. Output EDP-Continuous

Product	TGP (W)	NVDD	FB TOTAL ³	1.0V Total ¹	1.8V Total ²
		— (A)	1.35V ^{3, 4} (A)	1.0V ³ (A)	1.8V ³ (A)
N18E-G3	150	144	46	1.6	2.3
	160	152			
	170	160			
	180	168			
	190	175			
	200	180			
N18E-G3 MAX-Q	80	84	40	1.6	2.3
N18E-G2	115	116	46	1.6	2.3
N18E-G2 MAX-Q	80	84	40	1.6	2.3
N18E-G1	80	82	35	1.6	2.3
N18E-G1 MAX-Q	65	68	30	1.6	2.3
N18E-G0	80	82	35	1.6	2.3
N18E-G0 MAX-Q	60	63	30	1.6	2.3

Table 14. Output EDP-Peak

Product	TGP (W)	NVDD	FB TOTAL ⁴	1.0V Total ¹	1.8V Total ²
		— (A)	1.35V ^{2, 3} (A)	1.0V ² (A)	1.8V ⁵ (A)
N18E-G3	150	450	63	2.20	3.8
N18E-G3 MAX-Q	80	300	54	2.20	3.8
N18E-G2	115	375	63	2.20	3.8
N18E-G2 MAX-Q	80	300	54	2.20	3.8
N18E-G1	80	225	47	2.20	3.8
N18E-G1 MAX-Q	65	225	40	2.20	3.8
N18E-G0	80	225	47	2.20	3.8

Input EDPp and EDPc Specifications

Table 11. Input EDPp and EDPc Specification

GPU	Power Source and Input Voltage (V)	Input EDPp (1ms) ² (A)	Input EDPp (5ms) ² (A)	Input EDPc (1sec) ¹ (W)
N18E-G3	AC adapter (19V)	20	17	150
N18E-G3 MAX-Q	AC adapter (19V)	14	10	80
N18E-G2	AC adapter (19V)	18	15	115
N18E-G2 MAX-Q	AC adapter (19V)	12	10	80
N18E-G1	AC adapter (19V)	12	10	80
N18E-G1 MAX-Q	AC adapter (19V)	10	8	65
N18E-G0	AC adapter (19V)	12	10	80
N18E-G0 MAX-Q	AC adapter (19V)	10	7	60

Notes:

1. Input EDPc current can be calculated with the following equation:

$$\text{Input EDPc Current (A)} = \frac{\text{Input EDPc Power (W)}}{\text{Input Voltage (V)}}$$

2. Input EDPp current at different input voltage can be calculated with the following equation:

$$\text{Input EDPp(A) at } V_{\text{new}} = \text{Input EDPp(A) at 19V} \times \frac{19V}{V_{\text{new}}(V)}$$

INVENTEC

TITLE
MODEL, PROJECT, FUNCTIONSIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01
SHEET 115 of 139CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

8	7	6	5	4	3	2	1
D							
C							
B							
A							
8	7	6	5	4	3	2	1

HISTORY


SCHEMATIC MODIFY HISTORY

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 116 of 130			

EMI



INVENTEC


TITLE
MODEL, PROJECT, FUNCTION

SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		117 of 139	


CHANGE by	DATE
XXX	21-OCT-2002
PCB P/N	PCB VER
60xxxxxxxxxxx	XXX

ADJUST LED RES 8/16
8/29



RE-ORDER LED NET 3/31



TURBO#



HALL_SENSOR



REFERENCE NUMBER:700~800

INVENTEC			
MODEL,PROJECT,FUNCTION			
RING LED			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXXX-0-D	701
SHEET		118	# 130

CHANGER	XXX	DATE	21-OCT-2002
PCB PIN	XXXXXXXXXXXX	PCB VER	XXX


A



B



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX




INVENTEC

TITLE				MODEL,PROJECT,FUNCTION	
				Block	Diagram
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxxx-0-0			R X
SHEET		121 of 130			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT2



INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram

		Block Diagram
		DOC NUMBER

REV

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX


SHEET 122 of 136

D

C

B

A

**INVENTEC**TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		123 of 130	

CHANGE by PCB P/N	XXX 60xxxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	----------------------	-----------------	--------------------



SIZE	CODE	DOC.NUMBER 131000000 0 0
------	------	-----------------------------

SHEET 124 of 130

D

C

B

A


D

C



B

A




TRANSFORMER



ESD




RJ-45



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		125 of 130	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	XXX



INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

SIZE A3

CODE CS

DOC NUMBER 1310xxxxx-0-0

REV X01


CHANGE by XXX

DATE 21-OCT-2002

PCB P/N 60xxxxxxx

PCB VER XXX

SHEET 126 of 130



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxx PCB VER XXX

SHEET 127 of 130

A

INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET		129 of 130	

INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET		130 of 130	